Abstract
A low-voltage operational amplifier design in a standard CMOS process is presented for operation at ±0.4 V. The design incorporates a low voltage level shift current mirror using forward body-biased MOSFETs limited to a maximum of 0.4 V to minimize latchup and hot carrier effects. Some of the measured performances are as follows: 58 dB open-loop gain, 30 kHz bandwidth, 50° phase margin and 80 ?W power dissipation and are in close agreement with the corresponding design and SPICE simulated values.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have