A 0.7 to 3 GHz wireless receiver front end in 65-nm CMOS with an LNA linearized by positive feedback

Anders Nejdel,Henrik Sjöland,Markus Törmänen

doi:10.1007/s10470-012-9962-0

A 0.7 to 3 GHz wireless receiver front end in 65-nm CMOS with an LNA linearized by positive feedback

Anders Nejdel, Henrik Sjöland + Show 1 more

https://doi.org/10.1007/s10470-012-9962-0

Copy DOI

Journal: Analog Integrated Circuits and Signal Processing	Publication Date: Sep 15, 2012
Citations: 13

Affiliation: Lund University, Informa (Sweden)

#Wireless Receiver Front End #Low Noise Amplifier + Show 8 more

Abstract
Full-Text PDF
Similar Papers

Abstract

This paper presents a wireless receiver front-end intended for cellular applications implemented in a 65 nm CMOS technology. The circuit features a low noise amplifier (LNA), quadrature passive mix...

Full Text

Paper version not known

Open DOI Link

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Similar Papers

Paper Title

Journal

Date

Author

View more papers

More From: Analog Integrated Circuits and Signal Processing

Paper Title

Journal

Date

Author

View more papers

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.