Abstract
The architecture and performances of a multilevel driver for pulse amplitude modulation (PAM) formats, designed and fabricated in 0.7 µm InP double-heterojunction bipolar transistor technology, are reported. The driver part is based on a power-DAC architecture which is integrated with the multiplexing stage composed of three 2:1 selectors. Up to 100 GS/s operation was validated and PAM-2, -4, -8 signals with high amplitude were measured. In particular, PAM-4 at 84 GBd and PAM-8 at 64 GBd operation was demonstrated with, respectively, a 3.7 and 4 Vpp differential output signal. This compact driver circuit is characterised by the highest merit factor in terms of high amplitude and the transmission capacity for an electronically generated multilevel signal.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
