Abstract
The dynamics of the address discharge and the mechanism behind it are being analyzed. Based on this analysis a novel addressing waveform using low-voltage addressing drivers and leading to a significant reduction of the overall panel addressing time is being proposed. 3D PIC/Monte-Carlo simulations of the address discharge in a PDP cell have shown that for certain cell geometries the addressing time of up to 600-800ns per line can be achieved.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
