Abstract
A 2- mu m CMOS FDDI (fiber distributed data interface) 4B5B decoder with an elastic self-timed buffer is presented. The design operates at 125 MHz and meets the requirements specified by the ANSI X3.139-1987 standard. The characteristic features of this design are logical simplicity, compact silicon area, operational speed well above that specified for FDDI, and metastable operation resistivity. These features have been obtained by self-timed implementation of the elastic buffer. >
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
