Abstract
In this paper, we designed 3.3-V line drivers for DSL (digital subscriber line) applications. The line driver consists of pre-amplifier, error amplifiers, output transistors, and quiescent current (I/sub Q/) control circuits. A new method is proposed for the quiescent current control circuit in order to obtain high linearity performance. One driver is designed for ISDN U-interface and the other for HDSL applications. Both drivers are fabricated in a 0.35-/spl mu/m n-well CMOS technology and THD (total harmonic distortion) better than -64 dB is achieved.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
