Abstract
The article 4-GHz Continuous-Time Δ-ΣADC with 70-dB DR and -74 dBFS THD in 125-MHz BW by Muhammed Bolatkale, Lucien J. Breems, Robert Rutten, and Kofi A.A. Makinwa, published in IEEE Journal of Solid-State Circuits (JSSC), vol. 46, no. 12, pp. 2857-2868, Dec. 2011, was declared best of all in JSSC 2011. The authors' novel approach modifies loop filter architecture to deal with the parasitics and excess delay of the large comparator array in the 4-GHz multibit quantizer. Their five-times improvement in bandwidth compared to state-of-theart CMOS delta-sigma modulators enlarges the application domain of these ADCs, enabling them to compete with high speed architectures like pipeline ADCs. A detailed review of the article is provided.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
