Abstract
A regenerative receiver IC, constructed with a preamplifier, post-amplifier automatic offset controller, PLL-based timing recovery circuit, and D-type flipflop, has been successfully fabricated. 20 Gbit/s error-free operation for an input dynamic range of 13 dB was achieved with a power dissipation of 0.6 W.
Full Text 
Sign-in/Register to access full text options
Sign-in/Register to access full text options 
Paper version not known
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a call
