Abstract

This article proposes approaches used to verify 10 Gigabit Ethernet controllers developed by MCST. We present principles of the device operation - they provide a set of memory-mapped registers and use direct memory access, and their characteristics. We describe a set of approaches used to verify such devices - prototype based verification, system and stand-alone verification. We provide the motivation for the chosen approach - combination of system verification with stand-alone verification of its single component. The structure of the test systems that we used to verify devices and their components are presented. Test system of the controller transmits Ethernet frames to the network and receives frames from it. Algorithms to transfer packet to representation used by the device were implemented. Stand-alone test system was developed for a connector module between internal device buses and its external interface. Test systems were developed using UVM. This methodology and structure of test systems allowed to reuse components in a different systems. A set of test scenarios used to verify the device is described. The examination of network characteristics of the controller is very important in the verification process. Some approaches and techniques for throughput measuring and modes of device operations for the measurement are described. We present measured throughput in different modes. In conclusion, we provide a list of found errors and their distribution by different types of functionality they affected.

Highlights

  • Development of modern computer networks provides the demand for high-speed communication without sacrificing reliability

  • We present a case study for functional verification of 10 Gigabit Ethernet controllers developed by MCST

  • Verification of the 10 Gigabit Ethernet Controller process was started at the same time as the development of the FPGA-based controller and system on chip (SoC)

Read more

Summary

Introduction

Development of modern computer networks provides the demand for high-speed communication without sacrificing reliability. A., Verification of 10 Gigabit Ethernet Controllers. Process of physical prototype verification uses the device implemented in FPGA as a NIC in a “real” machine. Characteristics of the approach: Test stimuli are generated using operating system network drivers and signals from physical network (in our case - third-party 10 Gigabit Ethernet controllers). There are types of errors that are hard to find using only these approaches In this regard, all aforementioned methods we used during verification process of 10 Gigabit Ethernet controllers. We present a case study for functional verification of 10 Gigabit Ethernet controllers developed by MCST. The paper addresses the problem and methods of stand-alone verification of 10 Gigabit Ethernet controllers.

Device Under Test for Different 10 Gigabit Ethernet Controller Implementation
Test Systems for 10 Gigabit Ethernet Controller Verification
Test Systems for FPGA-based 10 Gigabit Ethernet Controller Verification
Test System for ASIC-based 10 Gigibit Ethernet Controller Verification
Throughput Analyzing
Results
Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.