Abstract

Simulation of parasitic currents in Flash-memory cells based on short-channel MOSFET. In present paper the distributions of parasitic tunneling current as well as mean electron energy and mobility along the channel are calculated for short-channel MOSFETs by using Monte Carlo simulation of electron drift in such devices. The effect of drain bias in Flash-memory cells on these distributions is investigated for reading information regime. It is shown that the value of parasitic current is very small at considered conditions. But long storage can be change the charge in a floating gate of short-channel MOSFETs.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.