This paper presents a new technique to improve CMOS recycling folded cascode (RFC) operational amplifier (Op-Amp). Our modification is based on shorting two nodes in the conventional RFC circuit. It causes that the seen resistance from the created new node be half of the conventional RFC counterpart and makes it to double the slew rate. Compared to it, our circuit is also capable to enhance DC gain and unity gain bandwidth (UGBW) with increasing output resistance of differential pair. Moreover, our proposed improvements are in better fast-settling time, input referred noise, input offset voltage, total harmonic distortion (THD), common mode rejection ratio (CMRR) and power supply rejection ratio (PSRR) in the same power consumption. Simulation results in 180 nm CMOS process indicates that the proposed amplifier has 1.5 times the unity gain bandwidth (185 MHz versus 125 MHz) and also has 7 times gain boosting (75 dB versus 58 dB) with better figure of merit (FOM) in the same power consumption, driving capacitor load of 10 pF @1.2 V power supply. The results also demonstrate that the temperature sensitivity, power supply variations and process corners have a negligible effect on the proposed amplifier stability.