The growth rate of 4H-SiC epilayers has been increased up to 100 μm/h with the use of trichlorosilane instead of silane as the silicon precursor. The epitaxial layers grown with this process have been characterized by electrical, optical and structural characterization methods. Schottky diodes, manufactured on the epitaxial layer grown with trichlorosilane at 1600 °C, have higher yield and lower defect density in comparison to diodes realized on epilayers grown with the standard epitaxial process. Both very low (<10 13/cm 3) and very high (∼10 19/cm 3) doping levels have been reached with this process. The interface between very high and low doped regions is on the order of 30–50 nm. Very thick (>100 μm) epitaxial layer has been grown and the Schottky diodes realized on these layers with a good yield (>87%). This process gives the opportunity to realize very high-power devices with breakdown voltages in the range of 10 kV with a low cost SiC epitaxy process.
Read full abstract