In this work energy efficient room temperature sensor is designed using various IO standards. This design is implemented on Kintex-7 FPGA, XC7K70T device and FBG676 package. The simulator used is Xilinx 14.6 and Verilog is used as the verification language. The power analysis is done using XPower estimator. The various IO standards implemented in the design are HSUL_12, Mobile_DDR, PCI33_3 and SSTL18_II. The temperature scaling is being done for analyzing the behavior of circuit at different temperature values. The temperature is scaled from 50 o C to 45 o C, 40 o C, 35 o C, 30 o C and 25 o C. There is reduction of 17.39%, 65.22% and 91.30% in IO power when we migrate our design from SSTL18_II to HSUL_12, Mobile_DDR and PCI33_3 IO standards respectively. The maximum reduction in total power is achieved when the design is migrated from SSTL18_II to PCI33_3 IO standard. The reduction in total power is 26.32%, 24.69%, 22.72%, 20.83%, 18.87% and 16.95% at 25 o C, 30 o C, 35 o C, 40 o C, 45 o C and 50 o C respectively when the IO standard is migrated from SSTL18_II to PCI33_3.
Read full abstract