

Springer Series in Advanced Microelectronics

Volume 64

Series Editors

Kukjin Chun, Department of Electrical and Computer Engineering,
Seoul National University, Seoul, Korea (Republic of)

Kiyoo Itoh, Hitachi Ltd., Tokyo, Japan

Thomas H. Lee, Department of Electrical Engineering CIS-205,
Stanford University, Stanford, CA, USA

Rino Micheloni, Torre Sequoia, II piano, PMC-Sierra, Vimercate, MB, Italy

Takayasu Sakurai, The University of Tokyo, Tokyo, Japan

Willy M. C. Sansen, ESAT-MICAS, Katholieke Universiteit Leuven,
Leuven, Belgium

Doris Schmitt-Landsiedel, Lehrstuhl fur Technische Elektronik,
Technische Universität München, Munich, Germany

The *Springer Series in Advanced Microelectronics* provides systematic information on all the topics relevant for the design, processing, and manufacturing of microelectronic devices. The books, each prepared by leading researchers or engineers in their fields, cover the basic and advanced aspects of topics such as wafer processing, materials, device design, device technologies, circuit design, VLSI implementation, and sub-system technology. The series forms a bridge between physics and engineering, therefore the volumes will appeal to practicing engineers as well as research scientists.

More information about this series at <http://www.springer.com/series/4076>

Yan Li · Deepak Goyal
Editors

3D Microelectronic Packaging

From Architectures to Applications

Second Edition



Springer

Editors

Yan Li
Intel Corporation
Chandler, AZ, USA

Deepak Goyal
Intel Corporation
Chandler, AZ, USA

ISSN 1437-0387

ISSN 2197-6643 (electronic)

Springer Series in Advanced Microelectronics

ISBN 978-981-15-7089-6

ISBN 978-981-15-7090-2 (eBook)

<https://doi.org/10.1007/978-981-15-7090-2>

1st edition: © Springer International Publishing Switzerland 2017

2nd edition: © The Editor(s) (if applicable) and The Author(s), under exclusive license to Springer Nature Singapore Pte Ltd. 2021

This work is subject to copyright. All rights are solely and exclusively licensed by the Publisher, whether the whole or part of the material is concerned, specifically the rights of translation, reprinting, reuse of illustrations, recitation, broadcasting, reproduction on microfilms or in any other physical way, and transmission or information storage and retrieval, electronic adaptation, computer software, or by similar or dissimilar methodology now known or hereafter developed.

The use of general descriptive names, registered names, trademarks, service marks, etc. in this publication does not imply, even in the absence of a specific statement, that such names are exempt from the relevant protective laws and regulations and therefore free for general use.

The publisher, the authors and the editors are safe to assume that the advice and information in this book are believed to be true and accurate at the date of publication. Neither the publisher nor the authors or the editors give a warranty, expressed or implied, with respect to the material contained herein or for any errors or omissions that may have been made. The publisher remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

This Springer imprint is published by the registered company Springer Nature Singapore Pte Ltd.
The registered company address is: 152 Beach Road, #21-01/04 Gateway East, Singapore 189721,
Singapore

Contents

1	Introduction to 3D Microelectronic Packaging	1
	Yan Li and Deepak Goyal	
1.1	Introduction	1
1.2	Why 3D Packaging	4
1.2.1	Moore's Law	4
1.2.2	Small Form Factor Requires 3D Packaging	5
1.2.3	Improved System Performance with Reduced Power	6
1.3	3D Microelectronic Packaging Architectures	7
1.3.1	Die to Die 3D Integration	7
1.3.2	Package to Package 3D Integration	10
1.3.3	Heterogeneous 3D Integration	10
1.4	3D Microelectronic Packaging Challenges	12
1.4.1	Assembly Process, Yield, Test, and Cost Challenges	12
1.4.2	Thermal Management, Package Design, and Modeling Challenges	13
1.4.3	Material and Substrate Challenges	13
1.4.4	Quality, Reliability and Failure Analysis Challenges	14
1.5	Summary	15
	References	15
2	3D Packaging Architectures and Assembly Process Design	17
	Ravi Mahajan and Bob Sankman	
2.1	Introduction	18
2.2	3D TSV Based Architectures: Advantages and Limitations	24
2.3	Methods of Fabrication and Other TSV Attributes	29
2.4	Assembly Process Flows	33

2.5	Manufacturing Yields and the Role of Test	36
2.6	Challenges with 3D TSV Architectures	40
2.7	Summary	40
	References	41
3	Materials and Processing of TSV	47
	Praveen Kumar, Indranath Dutta, Zhiheng Huang, and Paul Conway	
3.1	Introduction	47
3.2	Overview of TSV Materials and Processes	48
3.3	Fabrication of TSV and TSV Assembly	49
3.3.1	Creating a Via or Trench in Si Wafer	49
3.3.2	Sequential Filling of Si Via	58
3.3.3	Planarization and Die-Thinning	61
3.4	Flow Process for Fabricating TSVs and Integration of Dies	63
3.4.1	Sequence of Flow-Process	63
3.4.2	Integration of Dies Comprising TSVs	64
3.5	Summary	66
	References	67
4	Microstructure and Mechanical Reliability Issues of TSV	71
	Praveen Kumar, Tae-Kyu Lee, Indranath Dutta, Zhiheng Huang, and Paul Conway	
4.1	Introduction	71
4.2	Microstructural Characterization and Stress Measurement	72
4.2.1	Microstructural Characterization	72
4.2.2	Measurement of Stress State	74
4.3	Reliability Issues Associated with TSVs	77
4.3.1	Stresses in TSVs	77
4.3.2	Electromigration Related Effects	93
4.4	Towards Atomistically-Informed Reliability Modeling of TSVs	96
4.4.1	The CPFE Method	96
4.4.2	The PFC Method	98
4.5	Summary	99
	References	100
5	Phase-Field-Crystal Model: A Tool for Probing Atoms in TSV	107
	Jixin Liu, Zhiheng Huang, Paul Conway, and Yang Liu	
5.1	Introduction	107
5.2	PFC Model Basics	108
5.2.1	Classic Density Functional Theory	108
5.2.2	Model Approximation	110

5.2.3	Model Parameter	114
5.2.4	Governing Equation	117
5.2.5	Extension to Multi-component and Multi-phase Systems	118
5.2.6	Coupling with Physical Field	119
5.3	PFC Model for TSV	123
5.3.1	Triangle Lattice	123
5.3.2	Square Lattice	125
5.3.3	Graphene-Based TSV	126
5.4	Summary	128
	References	128
6	Atomic Scale Kinetics of TSV Protrusion	131
	Jinxin Liu, Zhiheng Huang, Paul Conway, and Yang Liu	
6.1	Introduction	131
6.2	Model Setting and an Example of TSV Protrusion	132
6.3	Protrusion Under Different Mechanical Loading Conditions	135
6.3.1	Shear Strain γ_{yx}	135
6.3.2	Normal Strain ε_x and Shear Strain γ_{xy}	135
6.3.3	Normal Strain ε_y	137
6.3.4	Loading Distribution	139
6.4	Effect of Grain Structures	143
6.4.1	Grain Distribution	143
6.4.2	Grain Size	145
6.4.3	Grain Orientation	145
6.5	Effect of Temperature	146
6.6	Effect of Geometry	147
6.6.1	TSV Shape	147
6.6.2	Sidewall Roughness	148
6.7	General Perspectives of TSV Protrusion	149
6.7.1	Atomic Mechanisms	149
6.7.2	Prediction Criteria of Protrusion Profile	150
6.7.3	A Viewpoint from Plastic Flow	151
6.8	Future Work	153
	References	154
7	Fundamentals and Failures in Die Preparation for 3D Packaging	157
	Huan Ma, Hualiang Shi, and Erasenthiran Poonjolai	
7.1	Introduction	157
7.2	Brief Overview of TSV Wafer Fabrication Processes	158
7.3	Temporary Wafer Bonding	166
7.4	Wafer Debonding and Clean	169

7.5	Wafer Laser Scribe	178
7.6	Wafer Saw Process	182
7.7	Wafer Die Ejector	186
7.8	Chip Attach	189
7.9	Underfill	191
7.10	Conclusions	194
	References	194
8	Direct Cu to Cu Bonding and Alternative Bonding Techniques in 3D Packaging	201
	Tadatomo Suga, Ran He, George Vakanas, and Antonio La Manna	
8.1	Introduction	201
8.2	Solder-Based versus Solder-Less Bonding: Pros and Cons	202
8.3	Stacking and Bonding Schemes, Technologies and Applications	204
8.4	Thermo-Compression Bonding (Example of Diffusion Bonding)—Material Fundamentals and Microstructure Effects	206
8.5	Passivation with Capping Layers: Self-assembling Monolayers (SAM's) and Metals	208
8.6	Surface Activated Bonding (SAB) Processes	211
8.7	Cu/Dielectric Hybrid Bonding	215
8.7.1	Cu/SiO ₂ Hybrid Bonding	216
8.7.2	Cu/Adhesive Hybrid Bonding	221
8.8	Alternative Cu–Cu Bonding Techniques: Insertion Bonding	223
8.9	Cu–Cu Bonding—Equipment Landscape and State of the Art	225
8.10	Chapter Summary and Recommendations for Future Research	225
	References	226
9	Copper Micro and Nano Particles Mixture for 3D Interconnection Application	233
	Yuanyuan Dai and Chuan Seng Tan	
9.1	Introduction	233
9.1.1	A Review of Metal Nano-Particles Bonding	233
9.1.2	Motivation of Mixed Cu Particles Bonding	234
9.2	Packing Density Modeling	235
9.2.1	Algorithm Design and Assumption	235
9.2.2	3D Simulation Results	236
9.2.3	Conclusion	239

9.3	Cu Paste Formulation and Characterization	239
9.3.1	Paste Formation and Sintering Profile	240
9.3.2	Thermal and Electrical Characteristics	241
9.3.3	Discussion on Simulation and Experiment Results	248
9.3.4	Summary	249
9.4	Demonstration of Die to Wafer Bonding	250
9.4.1	Experimental Details	250
9.4.2	Shear Bond Strength	251
9.4.3	Summary	254
9.5	Summary and Outlook	255
9.5.1	Summary	255
9.5.2	Outlook	256
	References	256
10	Fundamentals of Bonding Technology and Process Materials for 2.5/3D Packages	259
	Sangil Lee	
10.1	Introduction	259
10.2	Background	260
10.2.1	Overview of 3D Package Configuration	261
10.2.2	Fundamentals of Thermal Compression Bonding (TCB) Technology	264
10.2.3	Fundamentals of Process Materials	274
10.3	Principles of Materials Formulation	282
10.3.1	Water Soluble Flux	284
10.3.2	No-Clean Flux	285
10.3.3	Capillary Underfill	286
10.3.4	Epoxy Flux (No-Flow Underfill or Non-conductive Paste)	287
10.3.5	Pre-applied Epoxy Based Materials (Non-conductive Film and B-Stage Material)	289
10.4	Assembly Process Design	291
10.4.1	Introduction	291
10.4.2	TCB Assembly Building Block	292
10.4.3	TCB Assembly Building Block Design and Development	294
10.5	Special Topic: Comprehensive Comparative Analysis of Microstructure of Sn–Ag–Cu (SAC) Solder Joints by Traditional Reflow and Thermo-Compression Bonding (TCB) Processes	302
10.5.1	Introduction	302
10.5.2	Experimental Section	307
10.5.3	Results and Discussion	312
10.5.4	Conclusion	322

10.6	Summary and Discussion	323
	References	325
11	Fundamentals of Solder Alloys in 3D Packaging	329
	Kwang-Lung Lin	
11.1	The Microbumping Process	329
11.2	The Solder Alloys in Microbump	333
11.3	The Formation of Intermetallic Compounds in the as-Produced Microbump	335
11.4	Microstructure Variation of Microbump Under Thermal Mechanical Conditions	339
11.5	The Microstructure and Failure Mechanism of Microbump	341
11.6	Summary and Future Challenge	342
	References	344
12	Fundamentals of Electromigration in Interconnects of 3D Packaging	347
	Pilin Liu	
12.1	Introduction	347
12.2	Key Modulators for EM in Solder Joints	348
12.2.1	Typical EM Fail Caused by Sn Diffusion	348
12.2.2	EM Fail Caused by Metallization Dissolution	351
12.3	EM in Solder Joints of 3D Packaging	355
12.3.1	EM Damage Due to Sn Flux Divergence in Micro Bumps	355
12.3.2	The Transformation of Full IMC Joint Under EM	357
12.3.3	Thermomigration Accompanied by EM	359
12.4	EM in TSV of 3D Packaging	361
12.4.1	EM for Cu Damascene Interconnects	362
12.4.2	EM Failure in TSV	363
12.5	Summary	365
	References	366
13	Fundamentals of Heat Dissipation in 3D IC Packaging and Thermal-Aware Design	369
	Satish G. Kandlikar and Amlan Ganguly	
13.1	Introduction	369
13.2	Thermal Performance Parameters for 3D ICs	372
13.3	Air Cooling of 3D ICs	373
13.4	Jet Impingement and Spray Cooling	373
13.5	Microchannel Cooling	374
13.6	Thermal Design Considerations in 3D IC Architectures	375
13.6.1	Thermal Considerations in TSV Placements	376
13.6.2	Thermal Analysis Tools for 3D ICs	377
13.6.3	Performance Considerations	377

13.6.4	Emerging Wireless Interconnects for 3D ICs with Liquid Cooling	378
13.7	Liquid Cooling with Integrated Microchannels	386
13.7.1	Thermal Performance Improvement with Variable Fin Density in Microchannel Passages	387
13.7.2	Two-Phase Cooling	390
13.8	Future Directions	391
	References	392
14	Fundamentals of Advanced Materials and Processes in Organic Substrate Technology	397
	Songhua Shi, Peter Tortorici, Sai Vadlamani, and Prithwish Chatterjee	
14.1	Introduction	397
14.2	Overview of Substrate Technology Evolution	398
14.3	Organic Substrate Materials	399
14.3.1	Materials Employed in Organic Substrate Production	399
14.3.2	General Considerations	400
14.3.3	Substrate and PWB Cores	405
14.3.4	Dielectric Materials	414
14.3.5	PTH and via Filling Materials	416
14.3.6	Solder Mask Materials	417
14.3.7	Surface Finishes	418
14.3.8	Summary	419
14.4	Organic Substrate Fabrication—Process Overview	422
14.4.1	Substrate Raw Material Selection and Preparation	422
14.4.2	Inner Layer Imaging	424
14.4.3	Multi-layer Buildup	424
14.4.4	Soldermask Surface Finish and First Level Interconnect Formation	427
14.4.5	Final Sizing, Testing, Inspection and Shipment	427
	References	428
15	Die and Package Level Thermal and Thermal/Moisture Stresses in 3-D Packaging: Modeling and Characterization	431
	Liangbiao Chen, Tengfei Jiang, and Xuejun Fan	
15.1	Introduction	433
15.2	Thermal Stress and Its Effects on TSV Structures	434
15.2.1	Introduction	434
15.2.2	Characteristics of TSV Stress by Semi-analytic and Numerical Solutions	434

15.2.3	Measurement of Thermal Stress	436
15.2.4	Effect of Thermal Stress on Carrier Mobility and Keep-Out Zone	439
15.2.5	Thermal Stress Induced via Extrusion	440
15.3	Thermal Stresses and the Warpage Control at Package Level	443
15.3.1	Introduction	443
15.3.2	Thermal Stresses in a Multilayered Structure	444
15.3.3	Warpage Mechanism and Control Methods	446
15.3.4	A Capped-Die Approach for Warpage Control	448
15.3.5	Warpage Characterization by Experimental Testing	449
15.3.6	Numerical Modeling for Optimizing Warpage Control Design	451
15.4	Integrated Stress Analysis for Combining Moisture and Thermal Effects	454
15.4.1	Introduction	454
15.4.2	Moisture Diffusion	455
15.4.3	Moisture-Induced Strain and Effective Stress Theory	457
15.4.4	Vapor Pressure Modeling	459
15.4.5	Governing Equation for Integrated Stress Analysis	460
15.4.6	Case Studies	461
15.5	Summary	465
	References	467
16	Processing and Reliability of Solder Interconnections in Stacked Packaging	471
	Paul Vianco and Mike Neilsen	
16.1	Introduction	471
16.1.1	Miniaturization and Functionality Trends	471
16.1.2	3-D Packaging Variations	473
16.1.3	Applications Drive PoP and PoPoP Component Requirements	475
16.2	Soldering Assembly Processes	476
16.2.1	Solder Alloys	476
16.2.2	Fluxes and Pastes	479
16.2.3	Assembly Methodologies	481
16.2.4	Inspection Techniques	485
16.2.5	Underfill, Conformal Coatings, and Encapsulants	487
16.2.6	Warpage Effects	491

Contents	xiii
16.3 Solder Joint Reliability	493
16.3.1 Environments	493
16.3.2 Underfill, Conformal Coatings, and Encapsulants	497
16.3.3 Reliability Studies	499
16.4 Summary and Future Trends	523
16.4.1 Summary	523
16.4.2 Future Trends	523
References	524
17 Interconnect Quality and Reliability of 3D Packaging	527
Yaodong Wang, Yingxia Liu, Menglu Li, K. N. Tu, and Luhua Xu	
17.1 Introduction	527
17.2 Quality Challenges for 3D Packaging.	528
17.3 Quality and Reliability of Microbumps	533
17.3.1 Type 1—Cu/Sn/Cu.	533
17.3.2 Type 2—Ni/Sn/Ni	542
17.3.3 Type 3—Cu/Sn/Ni	544
17.3.4 Type 4—Cu/Ni/Sn/Ni/Cu	546
17.3.5 Concluding Remarks	550
17.4 Field Performance Prediction of 3D Packaging	550
17.5 Electromigration Reliability for 3D IC Packaging	552
17.5.1 Introduction on Electromigration	553
17.5.2 Experimental Studies of Electromigration in Al and Cu Interconnects	555
17.5.3 Electromigration in Flip Chip Solder Joints	556
17.5.4 System Level Electromigration Studies in 3D IC Packaging	557
17.5.5 System Level Weak-Link Failure in 2.5D Integrated Circuits	560
17.5.6 Concluding Remarks	562
17.6 Thermomigration in 3D IC Packaging	562
17.6.1 Introduction	562
17.6.2 Fundamentals of Thermomigration	563
17.6.3 Thermomigration Studies in 3D IC Packaging	565
17.6.4 Concluding Remarks	569
References	569
18 Fault Isolation and Failure Analysis of 3D Packaging	575
Yan Li and Deepak Goyal	
18.1 Introduction	575
18.2 Fault Isolation and Failure Analysis Challenges for Advanced 3D Packages.	577
18.3 The Application of Non-destructive FI and FA Techniques to 3D Microelectronic Packages.	578

18.3.1	Non-destructive Fault Isolation Techniques for Electrical Failures in 3D Microelectronic Packages	578
18.3.2	High Resolution Non-destructive Imaging Techniques for 3D Microelectronic Packages	586
18.4	The Application of Sample Preparation and Material Analysis Techniques to 3D microelectronic packages	600
18.4.1	Sample Preparation Techniques	600
18.4.2	Material Analysis Techniques	602
18.5	Failure Analysis Strategies for 3D Packages	607
18.5.1	Understanding the Package Assembly Process, Reliability Stress, and Failure Rate Distribution	607
18.5.2	Efficient FI-FA Flow to Identify Defects	610
18.5.3	In-Depth Failure Mechanism and Root Cause Understanding to Provide Solution Path	612
18.5.4	Conclusions	614
	References	615
Index		619

Contributors

Liangbiao Chen ON Semiconductor, 82 Running Hill Rd, South Portland, ME, USA

Paul Conway The Wolfson School of Mechanical, Electrical and Manufacturing Engineering, Loughborough University, Loughborough, Leicestershire, UK

Yuanyuan Dai Nanyang Technological University, Singapore, Singapore

Indranath Dutta School of Mechanical and Materials Engineering, Washington State University, Pullman, WA, USA

Xuejun Fan Department of Mechanical Engineering, Lamar University, Beaumont, TX, USA

Amlan Ganguly Computer Engineering Department, Rochester Institute of Technology, Rochester, NY, USA

Deepak Goyal Intel Corporation, Chandler, AZ, USA

Ran He The University of Tokyo, Tokyo, Japan

Zhiheng Huang School of Materials Science and Engineering, Sun Yat-sen University, Guangzhou, China

Tengfei Jiang Department of Material Science and Engineering, University of Central Florida, Orlando, FL, USA

Satish G. Kandlikar Mechanical Engineering Department, Rochester Institute of Technology, Rochester, NY, USA

Praveen Kumar Department of Materials Engineering, Indian Institute of Science, Bangalore, India

Antonio La Manna IMEC, Louvain, Belgium

Sangil Lee Invensas Corporation, San Jose, CA, USA

Tae-Kyu Lee Department of Mechanical and Materials Engineering, Portland State University, Portland, OR, USA

Menglu Li Department of Materials Science and Engineering, UCLA, Los Angeles, CA, USA

Yan Li Intel Corporation, Chandler, AZ, USA

Kwang-Lung Lin Department of Materials Science and Engineering, National Cheng Kung University, Tainan, Taiwan, ROC

Jinxin Liu School of Materials Science and Engineering, Sun Yat-sen University, Guangzhou, China

Pilin Liu Intel Corporation, Chandler, AZ, USA

Yang Liu School of Electronics and Information Technology, Sun Yat-sen University, Guangzhou, China

Yingxia Liu Department of Materials Science and Engineering, UCLA, Los Angeles, CA, USA

Huan Ma Intel Corporation, Hillsboro, OR, USA

Ravi Mahajan Intel Fellow, High Density Interconnect Pathfinding, Assembly Technology, Intel Corporation, Chandler, AZ, USA

Mike Neilsen Sandia National Laboratories, Albuquerque, NM, USA

Erasenthiran Poonjolai Intel Corporation, Chandler, AZ, USA

Bob Sankman Retired Intel Fellow, High Density Interconnect Pathfinding, Assembly Technology, Intel Corporation, Chandler, AZ, USA

Hualiang Shi Intel Corporation, Chandler, AZ, USA

Songhua Shi Medtronic, Tempe, AZ, USA

Sai Vadlamani Intel Corporation, Chandler, AZ, USA

Tadatomo Suga The University of Tokyo, Tokyo, Japan

Chuan Seng Tan Nanyang Technological University, Singapore, Singapore

Peter Tortorici Medtronic, Tempe, AZ, USA

Prithwish Chatterjee Intel Corporation, Chandler, AZ, USA

K. N. Tu Department of Materials Science and Engineering, UCLA, Los Angeles, CA, USA

George Vakanas Intel Corporation, Santa Clara, CA, USA

Paul Vianco Sandia National Laboratories, Albuquerque, NM, USA

Yaodong Wang Department of Materials Science and Engineering, UCLA, Los Angeles, CA, USA

Luhua Xu Intel Corporation, Chandler, AZ, USA