Hindawi Active and Passive Electronic Components Volume 2021, Article ID 8919283, 11 pages https://doi.org/10.1155/2021/8919283



## Research Article

# A New Type of Tri-Input TFET with T-Shaped Channel Structure Exhibiting Three-Input Majority Logic Behavior

Ye Hao , 1,2 Jiang Zhidi,2 and Hu Jianping 1,2

Correspondence should be addressed to Hu Jianping; hujianping2@nbu.edu.cn

Received 18 August 2021; Revised 11 October 2021; Accepted 27 October 2021; Published 26 November 2021

Academic Editor: Gerard Ghibaudo

Copyright © 2021 Ye Hao et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

In this paper, we propose a new type of tri-input tunneling field-effect transistor (Ti-TFET) that can compactly realize the "Majority-Not" logic function with a single transistor. It features an ingenious T-shaped channel and three independent-biasing gates deposited and patterned on its left, right, and upper sides, which greatly enhance the electrostatic control ability between any two gates of all the three gates on the device channel and thus increase its turn-on current. The total current density and energy band distribution in different biasing conditions are analyzed in detail by TCAD simulations. The turn-on current, leakage current, and ratio of turn-on/off current are optimized by choosing appropriate work function and body thickness. TCAD simulation results verify the expected characteristics of the proposed Ti-TFETs in different working states. Ti-TFETs can flexibly be used to implement a logic circuit with a compact style and thus reduce the number of transistors and stack height of the circuits. It provides a new technique to reduce the chip area and power consumption by saving the number of transistors.

#### 1. Introduction

Due to the 60 mV/dec physical limit in subthreshold swing (SS) of conventional MOSFETs at room temperature, it is unrealizable to reduce power consumption by infinitely reducing the supply voltage, which would seriously degrade the circuit performance [1, 2]. The tunneling field-effect transistor (TFET) with band-to-band tunneling (BTBT) transport mechanism can achieve steep SS far below 60 mV/dec [3–8]. TFETs are considered as one of the best candidates for the next generation of low-power devices because their manufacturing process is compatible with modern CMOS and FinEFT technology. However, TFETs also face some problems such as low turn-on current and ambipolar behavior [9–12].

Multigate transistors with strong channel control ability have higher turn-on current than the single-gate ones. It can also effectively suppress short channel effects and reduce leakage current, which has attracted researchers' wide interest. However, most of the current multigate TFETs have only a single input terminal [13–16]. Previous studies have

shown that the double-input TFET has better signal processing ability than the single-input one. For example, the TFET with two symmetric gates can accept two input signals and produce a corresponding output. Thus, it can implement a Boolean logic function in a single transistor [17–19].

In this paper, a new type of TFET with three-input terminals (Ti-TFET) is proposed. The "Majority-Not" logic function can be realized compactly by using Ti-TFET. The invented T-shaped channel (T-channel) enhances the gate control ability on channel potential of any two gates, thus increasing its turn-on current. Taking N-type Ti-TFET as example, the influence of the coupling effect on the potential, energy band, and current density distribution is analyzed. The results show an interesting feature that a single Ti-TFET exhibits the three-input "Majority-Not" switch behavior and a reconfigurable logic function between NAND and NOR. Device characteristics such as turn-on current, leakage current, and the ratio of turn-on/turn-off current  $(I_{on}/I_{off})$ are optimized by choosing the appropriate work function and body thickness. The main objective of this paper is to demonstrate a novel TFET technique by taking silicon-based

<sup>&</sup>lt;sup>1</sup>Ningbo University, Ningbo 315211, China

<sup>&</sup>lt;sup>2</sup>College of Science and Technology, Ningbo University, Ningbo 315211, China

TFET as an example to expand the logic function in a single transistor. In order to obtain an acceptable turn-on current, we select the supply voltage of 1V in this paper.

The paper is composed of five sections. Section 2 describes the simulation approaches and main physical models used to model the proposed device in the TCAD environment. Section 3 describes the simulation results, and then the device optimization methods are described in Section 4. The conclusion and summary are included in Section 5.

## 2. Device Structure and Simulation Approach

In this section, taking N-type Ti-TFET as an example, the structure and parameters of the device are introduced [20], and then the TCAD simulation models used in this paper are presented. Finally, the fabrication process flow of the Ti-TFET device is explained.

The 3D structure of the N-type Ti-TFET is shown in Figure 1(a). The cross section along the center of the Y-Z plane of the device is shown in Figure 1(b). The special T-shaped channel can be divided into a horizontal channel and a vertical channel. The horizontal channel can be divided into two subchannels: Channel 1 and Channel 2. For convenience, we call the vertical channel, Channel 3. The region in red is the high-k dielectric layer  $HfO_2$ . Three independent-biasing gates, Gate 1, Gate 2, and Gate 3, are deposited and patterned on the surface of the oxide layer. The spacer is used to isolate the gates from the source and drain.

The optimized parameters of the Ti-TFET are shown in Table 1. The doping concentration of heavy P<sup>++</sup> doped source, heavy N<sup>++</sup> doped drain, and the light N-doped channel are  $1\times10^{20}\,\mathrm{cm^{-3}}$ ,  $1\times10^{18}\,\mathrm{cm^{-3}}$ , and  $1\times10^{14}\,\mathrm{cm^{-3}}$ , respectively, which ensures the abrupt doping of the source-to-channel and small leakage tunneling current. The body thickness  $T_{\mathrm{Si}}$  of the T-shaped channel is set as 5 nm, which ensures that the coupling strength of all the gates on channel potential is large enough. The source length  $L_{\mathrm{S}}$ , channel length  $L_{\mathrm{G}}$ , and drain length  $L_{\mathrm{D}}$  are all selected as 30 nm. The thickness of the High-k dielectric layer is set as 3 nm for appropriate gate capacitance [21]. In order to obtain the required threshold voltage, we use  $\mathrm{TiN}_{\mathrm{X}}$  as the gate material with controllable nitrogen concentration to realize the adjustable work function  $\Phi$  [22].

The fabrication process flow for a Ti-TFET is detailed in Figure 2. We started from an initial Si wafer, with epitaxial silicon film thinned above 60 nm, and then Gate 1 was deposited and patterned on the oxide layer. After sacrificial oxide layer deposition, molecular bonding on handling oxidized wafer was achieved. The T-shaped channel was formed by selective etching and chemical mechanical polishing (CMP). Later, Gate 2 and Gate 3 were deposited and patterned on the right and left sides of the T-channel, respectively. Finally, the initial substrate and buried oxide (BOX) were removed chemically.

In this paper, the electronic performance of the proposed device is verified and optimized in the 3D simulation environment with SILVACO TCAD. The Kane BTBT model considering the position-dependent band gap and the

magnitude of the electric field is used to describe the carrier transport mechanism. This model is widely used in nanowire and other 3D TFETs [23, 24], and its theoretical analysis is in good agreement with the experiments. Along with that Shockley-Read-Hall Recombination models, Band Gap Narrowing Effects, Fermi-Dirac Statistics, and Doping-Dependent Mobility Model are also employed for more accurate simulation results. Since the minimum bulk silicon thickness of the device is 5 nm, quantum confinement effects are considered to calculate the potential, the carrier concentrations, and the discrete subband spectrum of both conduction and valence bands.

#### 3. The Device Performances

In this section, the current density distribution, current characteristics, and energy band distribution are analyzed. In order to obtain an acceptable turn-on current, we select the supply voltage of 1 V in the simulation.

3.1. Current Density Distribution in the Different Switching States. The BTBT mainly occurs on the interface between the source and channel. We intercept the contour plots of the current density on this interface, as shown in Figure 3. The greater the current density in the channel, the larger the total current flowing through the channel. There are three subchannels in the T-shaped channel, and each subchannel has two current paths near the channel surface. Therefore, there are six current paths in the entire T-shaped channel.

When  $V_{\rm GS1} = V_{\rm GS2} = V_{\rm GS3} = 1 \, \text{V}$ , the current density distribution on the interface between source and channel is shown in Figure 3(a). In this switching state, the coupling effect between all the gates on the three subchannels is the strongest, and maximum drain current flows through both surfaces of all the three subchannels.

When  $V_{\rm GS1}=1\,\rm V$ ,  $V_{\rm GS2}=0\,\rm V$ , and  $V_{\rm GS3}=1\,\rm V$ , the coupling effect between Gate 2 and Gate 1 (or Gate 3) is weakened, resulting in the decrease of the control ability on the Channel 1 and Channel 3, so that the currents flowing through Channel 1 and Channel 3 are reduced, as shown in Figure 3(b). In this switching state, since the coupling effect of Gate 1 and Gate 3 on Channel 2 is still strong, a relatively large current still flows through both surfaces of Channel 2.

When  $V_{\rm GS1}$  = 0 V,  $V_{\rm GS2}$  = 1 V, and  $V_{\rm GS3}$  = 1 V, the current density distribution is shown in Figure 3(c). In this switching state, the coupling effect between Gate 1 and Gate 2 (or Gate 3) is weakened, and the control ability on Channel 1 and Channel 2 decreases, but a relatively large current still flows through both surfaces of Channel 3.

When  $V_{\rm GS1} = V_{\rm GS2} = 0\,\rm V$  and  $V_{\rm GS3} = 1\,\rm V$ , the current density distribution is shown in Figure 3(d). The channel coupling effect between all three gates is simultaneously reduced. From Figure 3(d), almost no current flows through Channel 1, but Gate 3 is still biased at 1 V, and few carriers flow through the right surface of Channel 3 and the lower surface of Channel 2.

From the above analysis of current density distribution, it can be seen that each gate of the Ti-TFET controls two




FIGURE 1: The structure of the N-type Ti-TFET device: (a) three-dimension view (the shaded part is the interface between source and channel, and (b) the cross section along the center of the Y-Z plane of the device.

TABLE 1: Device parameters.

Device parameters	Optimized values
Source doping profile	$1 \times 10^{20} \mathrm{cm}^{-3} (\mathrm{P}^{++})$
Drain doping profile	$1 \times 10^{18}  \text{cm}^{-3}  (\text{N}^{++})$
Body doping profile	$1 \times 10^{14}  \text{cm}^{-3}  (\text{N}^{-})$
Body thickness $(T_{Si})$	5 nm
Gate length $(L_{\rm G})$	30 nm
Source length $(L_S)$	30 nm
Drain length $(L_{\rm D})$	30 nm
Gate dielectric thickness ( $T_{\rm GD}$ )	3 nm
Work function of Gate 1	4.05 eV-4.11 eV
Work function of Gate 2	4.05 eV-4.11 eV
Work function of Gate 3	4.05 eV-4.11 eV

subchannels. When only one gate is biased at 1 V, this gate has weak control on corresponding subchannels, and thus the corresponding drain current is small. When the bias voltages of the two gates are 1 V, the T-channel structure can generate a strong coupling on the corresponding subchannel, resulting in an exponential increase in drain current. Therefore, the proposed T-channel structure allows the device to show the "Majority-Not" switching behavior.

3.2. Device Characteristics of Ti-TFETs. The drain current of the device depends on the gate-to-source voltage ( $V_{\rm GS1}$ ,  $V_{\rm GS2}$ , and  $V_{\rm GS3}$ ). In order to analyze the DC characteristics of the Ti-TFET device comprehensively, we carry out DC sweep analysis for a gate voltage with the fixed biasing voltage of 1 V or 0 V for the other two gates. Considering the symmetry between Gate 2 and Gate 3, the DC sweep analysis of the Ti-TFET is performed only for Gate 1 and Gate 3. The simulation results of the transfer characteristics ( $I_{\rm D}$ - $V_{\rm GS1}$  and  $I_{\rm D}$ - $V_{\rm GS3}$ ) with fixed  $V_{\rm DS}$  = 1 V are shown in Figures 4(a) and 4(b), respectively.

Figure 4(a) shows the transfer characteristics ( $I_{\rm D}$ - $V_{\rm GS1}$ ) of the device with the fixed biasing voltages ( $V_{\rm GS2}$  and  $V_{\rm GS3}$ ) of 1 V or 0 V. Figure 4(b) shows the transfer characteristics ( $I_{\rm D}$ - $V_{\rm GS3}$ ) of the device with the fixed biasing voltages ( $V_{\rm GS1}$  and  $V_{\rm GS2}$ ) of 1 V or 0 V. In Figure 4, the DC sweep analysis of the Ti-TFET is classified as eight modes. For example, the

mode  $M_{\rm X10}$  shown in Figure 4(a) indicates that the DC scan analysis for the gate-to-source voltage  $V_{\rm GS1}$  is performed with  $V_{\rm GS2}$  = 1 V and  $V_{\rm GS3}$  = 0 V, while the mode  $M_{\rm 10X}$  shown in Figure 4(b) indicates that the DC scan analysis for the gate-to-source voltage  $V_{\rm GS3}$  is performed with  $V_{\rm GS1}$  = 1 V and  $V_{\rm GS2}$  = 0 V.

In the modes  $M_{X11}$  and  $M_{11X}$ , the drain current of the device ranges from 1.45  $\mu$ A to 4.28  $\mu$ A, and thus the device is turned at all the times of the modes  $M_{X11}$  and  $M_{11X}$ , as shown in the two yellow lines in Figure 4. In modes  $M_{00X}$ and M<sub>X00</sub>, the drain current of the device is always less than 1 nA, and thus the device is always turned off, as shown by the two blue curves in Figure 4. In the other four modes, M<sub>X01</sub>, M<sub>X10</sub>, M<sub>01X</sub>, and M<sub>10X</sub>, the device changes from turnoff state to turn-on state when the gate-source voltage increases from 0 V to 1 V. When all the three gates are shorted, the transfer characteristics of the N-type Ti-TFET are shown in Figure 4(c). As we can see, the proposed device with shorted gates behaves similar to a conventional N-type TFET with a high threshold voltage. The Ti-TFET exhibits the minimum subthreshold swing SS (40.78 mV/dec) due to the strong gate coupling, and it has good off-state leakage.

Table 2 lists the drain current of the device in eight switching states. Here, logic "1" and logic "0" indicate that the gate-source voltage is 1 V and 0 V, respectively. The drain current of the device is normalized accordingly and listed in the rightmost column of Table 2. From Table 2, the maximum turn-off current of the device is  $8.21 \times 10^{-4} \,\mu\text{A}$ , while the minimum turn-on current reaches  $1.41 \,\mu\text{A}$ . The Ti-TFET exhibits a worst-case switching ratio  $I_{\text{on}}/I_{\text{off}}$  of 1767.

3.3. Energy Band Distribution of the Channel Surfaces. As we can see from Table 2, the strong coupling between all the gates would increase the turn-on current of the device. In order to understand the mechanism of current multiplication caused by the coupling effect, we analyze the energy band distribution of the channel surface in different biasing conditions.

Figure 5 shows the energy band diagram and BTBT rate of the Ti-TFET along the top and bottom cut lines (shown in Figure 1(a)) in different switching states ( $V_{GS1} = 0 \text{ V}$  or




FIGURE 2: Main fabrication process flow of the Ti-TFET.

 $V_{\rm GS1}$  = 1 V), where  $V_{\rm GS3}$  = 1 V and  $V_{\rm GS2}$  = 0 V. The inset in Figure 5 is an enlarged view of the energy band distribution.

As shown in Figure 1(a), the top cut line is located at 0.5 nm directly below the HfO<sub>2</sub> layer under Gate 1 along the x-direction. The bottom cut line is in the same plane as the top cut line and located at 0.5 nm above the HfO<sub>2</sub> layer. W1 and W2 are the minimum tunneling widths with the fixed  $V_{\rm GS1} = 1~\rm V$  and  $V_{\rm GS1} = 0~\rm V$ , respectively.

For the energy band distribution on the surface of Channel 2, only  $V_{\rm GS1}$  and  $V_{\rm GS3}$  need to be considered. The four dashed curves in Figure 5(a) represent the conduction and valence energy band along the top cut line and bottom cut line, where  $V_{\rm GS1}$  = 0 V. We found that the energy value of the conduction band in the source region is still lower than that of the valence band in the channel region along the top cut line, and thus BTBT hardly ever occurs in the top region of Channel 2, and BTBT rate is approximately equal to zero.

As we can see from Figure 5(a), the enlarged view along the bottom cut line, the energy value of the conduction band decreases obviously along the bottom cut line, and the tunneling window is opened. Therefore, the BTBT occurs in the bottom region of Channel 2 in this biasing condition, the tunneling window is small, and the tunneling distance *W*2 is relatively large. The BTBT rate increases in the bottom region of Channel 2, but the value is still small so that the tunneling current is relatively small.

The energy band distribution curve along the top and bottom cut lines is shown as the solid lines shown in Figure 5(b) with the fixed  $V_{\rm GS1}$  = 1 V and  $V_{\rm GS3}$  = 1 V. From Figure 5(b), as  $V_{\rm GS1}$  becomes 1 V, the coupling on the potential of Channel 2 is enhanced. In the top region of the channel near Gate 1, the curvature of the energy band at the interface between the source and channel increases obviously, and thus BTBT occurs accordingly. Due to the influence of  $V_{\rm GS1}$ , the tunneling width W1 becomes smaller




FIGURE 3: Contour plots of the current density on the interface between source and channel with  $V_{\rm DS}=1\,\rm V$ , (a)  $V_{\rm GS1}=1\,\rm V$ ,  $V_{\rm GS2}=1\,\rm V$ ,  $V_{\rm GS3}=1\,\rm V$ , (b)  $V_{\rm GS1}=1\,\rm V$ ,  $V_{\rm GS2}=0\,\rm V$ ,  $V_{\rm GS3}=1\,\rm V$ , (c)  $V_{\rm GS1}=0\,\rm V$ ,  $V_{\rm GS2}=1\,\rm V$ ,  $V_{\rm GS3}=1\,\rm V$ , and (d)  $V_{\rm GS1}=0\,\rm V$ ,  $V_{\rm GS2}=0\,\rm V$ ,  $V_{\rm GS3}=1\,\rm V$ .

than *W*2 and the tunneling window is also larger. Therefore, the BTBT rate near the bottom region of the Channel 2 is greatly increased, which leads to a substantial increase in BTBT current in two paths, and thus the device is turned on.

#### 4. Optimization

In this section, taking the turn-on current  $I_{\rm on}$  and switching current ratio  $I_{\rm on}/I_{\rm off}$  as the optimization objective, the body thickness  $T_{\rm Si}$  and work function  $\Phi$ , which have the greatest impact on the device performance, are optimized.

The turn-on current  $I_{\rm on}$  and the switching current ratio  $I_{\rm on}/I_{\rm off}$  for different body thickness  $T_{\rm Si}$  and work functions  $\Phi$  are shown in Figure 6(a), and Figure 6(b) is 2D contour plots for better observation. IRDS2020 points out that the turn-on current of a transistor should be at least 1  $\mu$ A even for low-power applications. Hence, the switching current ratio should also be more than three orders of magnitude. From Figure 6(b), in order to obtain a large switching current ratio and acceptable turn-on current,  $T_{\rm Si}$  could be selected from 5.0 nm to 5.5 nm and  $\Phi$  from 4.05 eV to 4.10 eV.

4.1. Body Thickness  $T_{\rm Si}$ . Figure 7 shows the sensitivities of the transfer characteristics  $I_{\rm D}\text{-}V_{\rm GS3}$  to the body thickness variations, where  $V_{\rm GS1}=1~\rm V$  and  $V_{\rm GS2}=0~\rm V$ . In Figure 7,  $I_{\rm 101}$  is the turn-on current  $I_{\rm on}$  of the device, while  $I_{\rm 100}$  is turn-off current  $I_{\rm off}$ . It can be seen that the  $I_{\rm off}$  of the device shows a continuous decrease trend as  $T_{\rm Si}$  decreases from 9 nm to 5 nm, while an opposite trend can be observed for  $I_{\rm on}$ . Therefore, the reduction in  $T_{\rm Si}$  is the most effective method

to reduce the leakage current and increase the switching current ratio. It is important to notice that these trends of  $I_{\rm on}$  and  $I_{\rm on}/I_{\rm off}$  for different work functions are almost the same, as shown in Figure 6.

This phenomenon could be well explained by using the energy band distribution and BTBT rate shown in Figure 8, where  $T_{\rm Si}=5$  nm and  $T_{\rm Si}=9$  nm. From Figure 8, the device with thin  $T_{\rm Si}$  would have small tunneling width and thus obtain the large BTBT rate. Therefore, we might draw the conclusion that  $I_{\rm on}$  of the device increases with the decrease of the body thickness and thus the better performance.

4.2. Work Function  $\Phi$ . The relationship between the current characteristics and work function  $\Phi$  is shown in Figure 9(a), where  $V_{\rm GS1}=1\,\rm V$ ,  $V_{\rm GS2}=0\,\rm V$ . It can be seen both turn-on current and turn-off current of the device decrease as the work function is increased.

The curve in black in Figure 9(b) represents the turn-on current  $I_{\rm on}$  of the device with different work functions. We find that  $I_{\rm on}$  shows an exponentially increased trend with the decrease of  $\Phi$ . The curve in red shown in Figure 9(b) shows the switching current ratio  $I_{\rm on}/I_{\rm off}$  as a function of  $\Phi$ . We find that the ratio of  $I_{\rm on}/I_{\rm off}$  decreases rapidly as  $\Phi$  varies from 4.2 eV to 4.3 eV. From Figure 9(b), we also find that  $I_{\rm on}/I_{\rm off}$  decreases rapidly as  $\Phi$  decreases from 4.1 eV to 3.8 eV.

This phenomenon could be well explained by using the energy band distribution and BTBT rate with different work functions ( $\Phi$  varies from 3.8 eV to 4.2 eV) in the turn-off state, as shown in Figure 10. When  $\Phi > 4.2$  eV, the conduction band energy of the channel region was still higher




FIGURE 4: DC characteristics of the Ti-TFET in different modes: (a) the DC transfer characteristics as the gate-to-source voltage  $V_{\rm GSI}$ , (b) the DC transfer characteristics as the gate-to-source voltage  $V_{\rm GS3}$ , and (c) the transfer characteristic of the N-type Ti-TFET with shorted gates.

Table 2: The turn-on and turn-off currents of the N-type Ti-TFET device.

Switching state	$V_{\rm GS1}$ , $V_{\rm GS2}$ , $V_{\rm GS3}$	$I_{\rm D}~(\mu{\rm A}/\mu{\rm m})$	Normalized $I_{\rm D}$
Turn-off State 1	0 V, 0 V, 0 V	1.81E - 10	0.4E - 8
Turn-off State 2	0 V, 0 V, 1 V	1.98E - 4	0.5E - 4
Turn-off State 3	0 V, 1 V, 0 V	2.58E - 4	0.6E - 4
Turn-off State 4	1 V, 0 V, 0 V	8.21E - 4	1.9E - 4
Turn-on State 1	1 V, 1 V, 0 V	1.45	0.3428
Turn-on State 2	1 V, 0 V, 1 V	1.45	0.3428
Turn-on State 3	0 V, 1 V, 1 V	1.41	0.3311
Turn-on State 4	1 V, 1 V, 1 V	4.28	1.0000

than the valence band energy of the source region. Thus, the BTBT does not occur, so that device is not yet turned on, and the turn-off current ( $I_{100}$ ) of the device is very small.

Therefore, when  $\Phi > 4.2 \text{ eV}$ ,  $I_{\text{on}}/I_{\text{off}}$  decreases rapidly because of rapidly decreased  $I_{\text{on}}$ .

When  $\Phi$  decreases to 4.1 eV, the tunneling window is turned on nearly, and BTBT rate begins to occur also, as shown in Figure 10, so that the turn-off current  $I_{100}$  increases quickly, but the BTBT rate is not large enough. As  $\Phi$  continues to decrease, the tunneling window is fully open, so that the leakage current  $I_{100}$  increases rapidly. Therefore, when  $\Phi$  decreases from 4.1 eV to 3.8 eV,  $I_{\rm on}/I_{\rm off}$  decreases rapidly because of rapidly increased  $I_{\rm off}$  rather than  $I_{\rm on}$ .

From the above analysis, we can see that the device with  $\Phi = 4.1 \, \text{eV}$  is at a near turn-on state when  $V_{\text{GS1}} = 1 \, \text{V}$ ,  $V_{\text{GS2}} = V_{\text{GS3}} = 0 \, \text{V}$ . In this case, once a small biasing voltage is applied to Gate 3 or Gate 2, the tunneling current would increase rapidly, so that the proposed Ti-TEFT would be




FIGURE 5:  $V_{\rm GS3} = 1 \, {\rm V}$  and  $V_{\rm GS2} = 0 \, {\rm V}$ , energy band distribution and BTBT rate along top and bottom cut lines shown in Figure 1(a) in different switching states, (a)  $V_{\rm GS1} = 0 \, {\rm V}$  and (b)  $V_{\rm GS1} = 1 \, {\rm V}$ , the inset is an enlarged view of the energy band distribution at the interface between source and channel.




FIGURE 6: (a) Turn-on current  $I_{\rm on}$  and switching current ratio  $I_{\rm on}/I_{\rm off}$  with different body thickness and work functions and their (b) 2D contour plots.




FIGURE 7: The  $I_D$ - $V_{GS3}$  characteristics of the Ti-TFET with different body thicknesses ( $T_{Si} = 5, 6, 7, 8, \text{ and } 9 \text{ nm}$ ) in  $V_{GS1} = 1 \text{ V}$  and  $V_{GS2} = 0 \text{ V}$ .




Figure 8: Energy band distribution at the top cut line with  $T_{\text{Si}} = 5 \text{ nm}$  and  $T_{\text{Si}} = 9 \text{ nm}$  ( $V_{\text{GS1}} = 1 \text{ V}$ ,  $V_{\text{GS2}} = 0 \text{ V}$ ,  $V_{\text{GS3}} = 1 \text{ V}$ .

turned on when two or more input terminals are biased with high level.

## 5. Logic Cells

The "Majority-Not" circuit is a fundamental logic cell that can be widely used to implement efficiently complex logic circuits. The truth table of the three-input "Majority-Not" is shown in Figure 11(a). The traditional "Majority-Not" cell using static complementary CMOS logic is shown in Figure 11(b). Another realization of the "Majority-Not" cell using a reconfigurable logic function with NAND and NOR along with a MUX is shown in Figure 11(c). Since a single N-type Ti-TFET exhibits the three-input "Majority-Not" switching behavior, only one N-type and one P-type

Ti-TFET can be used to compactly implement the "Majority-Not" logic cells, as shown in Figure 11(d). Compared with the two traditional 10-T "Majority-Not" logic cells, the "Majority-Not" logic cell using Ti-TFETs can effectively reduce the number of transistors and stack height.

The power consumption and power delay product of the static complementary Majority-Not cell using 7 nm FinFETs [25], 20 nm AlGaSb/InAs single-gate TFETs [26] Ti-TFETs are compared in Table 3. The power consumption and power delay product of the Majority-Not logic gate based on Ti-TFETs are smaller than FinFET devices and single-gate TFETs with an acceptable delay penalty. The power consumption of each transistor is about 6 nW for the 7 nm FinFET, 4.9 nW for the single-




FIGURE 9: (a)  $I_{\rm D}$ - $V_{\rm GS3}$  characteristics of the Ti-TFET with different work functions ( $\Phi$  = 3.8 eV, 3.9 eV, 4.0 eV, 4.1 eV, 4.2 eV, 4.3 eV), and (b) turn-on current and  $I_{\rm on}/I_{\rm off}$  with different work functions.




FIGURE 10: The energy band distribution and BTBT rate of the Ti-TFET with different work functions ( $\Phi$  varies from 3.8 eV to 4.2 eV) in a turn-off state.




FIGURE 11: Majority-Not logic cell. (a) Truth table, (b) the traditional "Majority-Not" cell using static complementary CMOS logic, (c) a realization using NAND, NOR, and MUX with a select signal S, and (d) the logic cell using Ti-TFETs.

Table 3: The power consumption and power delay product of static complementary Majority-Not cell using FinFETs, single gate TFETs, and Ti-TFETs.

Devices	Power consumption (nW)	PDP (*10 <sup>-18</sup> J)
7 nm FinFETs	60.13	17.22
20 nm AlGaSb/InAs TFETs	49.15	19.85
Ti-TFETs	2.25	4.22

gate TFET, and 1.1 nW for the Ti-TFET. Therefore, reduced power is due to both TFET operation and the multigate transistor architecture.

### 6. Conclusion

This paper has proposed a new type of TFET with tri-input terminals, and the objective of this paper is to demonstrate a technique to expand the logic function in a single transistor and reduce transistor count in circuits. The proposed Ti-TFET has been optimized by selecting the channel structure, body thickness, and work function. We also highlight the fabrication guidelines for Ti-TFETs. The special T-channel structure enhances the channel coupling of any two gates, and thus drain current can exponentially increase. Since the Ti-TFET exhibits the three-input Majority-like switching behavior, the proposed devices can provide a new perspective for further application of different types of TFETs to realize the compact logic circuits.

## **Data Availability**

The data used to support the findings of this study are available from the corresponding author upon request.

#### **Disclosure**

An earlier version of this paper was presented at the 20th IEEE Conference on Nanotechnology with 4 pages [20]. Now, the authors significantly expand the previous conference version to contain substantial new technical material, and the content has also expanded by more than 70%.

#### **Conflicts of Interest**

The authors declare that there are no conflicts of interest regarding the publication of this paper.

## Acknowledgments

This research was supported by National Natural Science Foundation of China (nos. 62001257, 61671259, and 62071265), the Zhejiang Provincial Natural Science Foundation (nos. LQ20F010004 and LY19F010005), and the Natural Science Foundation of Ningbo (2019A610070).

#### References

- [1] A. Razavieh, P. Zeitzoff, and E. J. Nowak, "Challenges and limitations of CMOS scaling for FinFET and beyond architectures," *IEEE Transactions on Nanotechnology*, vol. 18, pp. 999–1004, 2019.
- [2] X. Li, M. S. Kim, S. George et al., Emerging Steep-Slope Devices and Circuits: Opportunities and Challenges, pp. 195–230, Springer, New York, NY, USA, 2018.
- [3] A. Seabaugh and Q. Zhang, "Low-voltage tunnel transistors for beyond CMOS logic," *Proceedings of the IEEE*, vol. 98, 2010.
- [4] A. M. Ionescu and H. Riel, "Tunnel field-effect transistors as energy-efficient electronic switches," *Nature*, vol. 479, no. 7373, pp. 329–337, 2011.
- [5] K. K. Bhuwalka, J. Schulze, and I. Eisele, "Performance enhancement of vertical tunnel field-effect transistor with SiGe in the  $\delta p^+$  layer," *Japanese Journal of Applied Physics*, vol. 43, no. 7A, pp. 4073–4078, 2004.
- [6] T. Krishnamohan, D. Kim, S. Raghunathan, and K. Saraswat, "Double-gate strained-Ge heterostructure tunneling FET (TFET) with record high drive currents and <<60 mV/dec subthreshold slope," in *Proceedings of the IEEE International Electron Devices Meeting*, pp. 1–3, San Francisco, CA, USA, December 2008.
- [7] U. E. Avci, D. H. Morris, and I. A. Young, "Tunnel field-effect transistors: prospects and challenges," *IEEE Journal of the Electron Devices Society*, vol. 3, no. 3, pp. 88–95, 2015.
- [8] H. Lu and A. Seabaugh, "Tunnel field-effect transistors: state-of-the-art," *IEEE Journal of the Electron Devices Society*, vol. 2, no. 4, pp. 44–49, 2014.

- [9] C. Anghel, P. Chilagani, A. Amara, and A. Vladimirescu, "Tunnel field effect transistor with increased ON current, low-k spacer and high-k dielectric," *Applied Physics Letters*, vol. 96, no. 12, Article ID 122104, 2010.
- [10] S. W. Kim, J. H. Kim, T.-J. K. Liu, W. Y. Choi, and B.-G. Park, "Demonstration of L-shaped tunnel field-effect transistors," *IEEE Transactions on Electron Devices*, vol. 63, no. 4, pp. 1774–1778, 2016.
- [11] B. R. Raad, D. Sharma, P. Kondekar, K. Nigam, and D. S. Yadav, "Drain work function engineered doping-less charge plasma TFET for ambipolar suppression and RF performance improvement: a proposal, design, and investigation," *IEEE Transactions on Electron Devices*, vol. 63, no. 10, pp. 3950–3957, 2016.
- [12] B. Raad, K. Nigam, D. Sharma, and P. Kondekar, "Dielectric and work function engineered TFET for ambipolar suppression and RF performance enhancement," *Electronics Letters*, vol. 52, no. 9, pp. 770–772, 2016.
- [13] J. H. Kim, S. Kim, and B.-G. Park, "Double-gate TFET with vertical channel sandwiched by lightly doped Si," *IEEE Transactions on Electron Devices*, vol. 66, no. 4, pp. 1656–1661, 2019.
- [14] S. Banerjee, S. Garg, and S. Saurabh, "Realizing logic functions using single double-gate tunnel FETs: a simulation study," *IEEE Electron Device Letters*, vol. 39, no. 5, pp. 773–776, 2018.
- [15] S. Ahish, D. Sharma, Y. B. Nithin Kumar, and M. H. Vasantha, "Performance enhancement of novel InAs/Si hetero doublegate tunnel FET using Gaussian doping," *IEEE Transactions* on Electron Devices, vol. 63, no. 1, pp. 288–295, 2016.
- [16] S. Garg and S. Saurabh, "Realizing XOR and XNOR functions using tunnel field-effect transistors," *IEEE Journal of the Electron Devices Society*, vol. 8, pp. 1001–1009, 2020.
- [17] S. Garg and S. Saurabh, "Implementing logic functions using independently-controlled gate in double-gate tunnel FETs: investigation and analysis," *IEEE Access*, vol. 7, pp. 117591–117599, 2019.
- [18] H. Madan, V. Saripalli, H. Liu, and S. Datta, "Asymmetric tunnel field-effect transistors as frequency multipliers," *IEEE Electron Device Letters*, vol. 33, no. 11, pp. 1547–1549, 2012
- [19] C. Alper, J. L. Padilla, P. Palestri, and A. M. Ionescu, "A novel reconfigurable sub-0.25-V digital logic family using the electron-hole bilayer TFET," *IEEE Journal of the Electron Devices Society*, vol. 6, pp. 2–7, 2018.
- [20] H. Ye and J. Hu, "A new type of N-type TFET with tri-input terminals using T-shaped structure," in *Proceedings of the* 2020 IEEE 20th International Conference on Nanotechnology (IEEE-NANO), pp. 124–127, Montreal, Cananda, July 2020.
- [21] K. Boucart and A. M. Ionescu, "Double-gate tunnel FET with high-\$\kappa\$ gate dielectric," *IEEE Transactions on Electron Devices*, vol. 54, no. 7, pp. 1725–1733, 2007.
- [22] H. Wakabayashi, Y. Saito, K. Takeuchi, T. Mogami, and T. Kunio, "A dual-metal gate CMOS technology using nitrogen-concentration-controlled TiN<sub>x</sub> film," *IEEE Transac*tions on Electron Devices, vol. 48, no. 10, pp. 2363–2369, 2001.
- [23] Y. Guan, Z. Li, W. Zhang, Y. Zhang, and F. Liang, "An analytical model of gate-all-around heterojunction tunneling FET," *IEEE Transactions on Electron Devices*, vol. 65, no. 2, pp. 776–782, 2018.
- [24] N. Bagga and S. Dasgupta, "Surface potential and drain current analytical model of gate all around triple metal TFET," *IEEE Transactions on Electron Devices*, vol. 64, no. 2, pp. 606–613, 2017.

- [25] A. G. Akkala, S. K. Gupta, S. H. Choday, and K. Roy, "7nm Si FinFET models with symmetric and asymmetric underlap for circuit simulations," 2015, https://nanohub.org/resources/ 19195.
- [26] Y. Lu, G. Zhou, R. Li et al., "Performance of AlGaSb/InAs TFETs with gate electric field and tunneling direction aligned," *IEEE Electron Device Letters*, vol. 33, no. 5, pp. 655–657, 2012.