Abstract
Work Function Tuning in Strain Induced Double Gated Junctionless Transistor: A Device to Circuit Performance Study for Sub-20nm Nodes
Published Version
Join us for a 30 min session where you can share your feedback and ask us any queries you have