Abstract
This paper aims at the construction of VLSI architecture of defect extraction based on wavelet packet decomposition. The wavelet packet decomposition for defect feature extraction of ultrasonic signal in nondestructive test is discussed. Based on the features being extracted from decomposed coefficients at different scales and levels, the frame of defect feature extraction is confirmed. The VLSI architectures of wavelet packet decomposition and feature extraction algorithms are configured. The architectures are implemented in FPGA. According to the implementations in FPGAs and experiments to defects classification, the VLSI architecture of defect feature extraction provides a practical and effective solution to real-time embedded reconfigurable ultrasonic signal processing applications.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
