Abstract
We present a case study of the use of formal verification methods in a computer system design project. The SMV model checker was integrated into the project design flow, and used to verify a specification of a cache coherency protocol for a directory based, distributed shared memory, machine. Both the processor and I/O portions of the protocol specification were verified, within the strict time schedule of the overall project.We consider the following to be the main benefits to using the SMV model checker: it allows the verification of the interaction of the processors and I/O, early in the design phase; and most importantly it uncovered several protocol specification problems. One problem it uncovered, would never have been found in simulation, and because of its subtle symptoms, loss of coherency, might not have been found on the test floor.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
