Abstract
We present silicon-compatible tunnel dielectric field-effect transistors with strong negative differential resistance. On-state tunneling currents have been improved and fully suppressed ambipolarity with lowest subthreshold slope (SS) 10 mV/dec. In addition to the TFET mode, our device works as the negative transconductance characteristic that produces a high current peak-to-valley current ratio (PVR) (up to 107). Numerical simulations demonstrate the impact of tunnel dielectric layer thickness, gate oxide thickness and temperature on the PVR. With the significant improvement in SS, on-state current and high PVR, this tunnel dielectric transistor provides an effective technique for enhancing the drive current, and realizes its applications in logic and memory circuits.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
