Abstract
A method for the design of field programmable gate array (FPGA) based bit-serial Finite duration impulse response (FIR) transmit and receive digital filters is presented. Transmit and receive digital filters can be designed with near zero inter-symbol interference (ISI) and a specified normalized minimum stopband attenuation while using a specified number of logic elements (LEs). A tradeoff between the ISI and the hardware cost (the number of required LEs) is explored. It is shown that it is possible to obtain low cost transmit and receive digital filters at the expense of higher ISI.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
