Abstract
The objective function of most placement algorithms is set only to minimize the total net length. The needs for high performance circuits have not been met by such a single objective. It is important to design placement algorithms that can satisfy requirements of timing, thermal dissipation and chip area. In a new algorithm, those factors are simultaneously optimized in a self-organizing way by means of adaptive neural semantic mapping. Experimental results are very encouraging. >
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
