Abstract
We define a new transition fault model to guide the generation of n-detection test sets for transition faults. The model is referred to as the cut delay fault model. Under a cut delay fault, a transition fault on a line c/sub 0/ is detected while certain other lines in the circuit assume specific values. The lines involved in a cut delay fault form a cut or a subset of a cut. Each transition fault is associated with several combinations of values on the cut, and it is thus detected by several different tests.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.