Abstract

AbstractA lock mechanism is essential for synchronization on the multiprocessor systems. This paper proposes the new locking protocol, called WPV (Waiting Processor Variable) lock mechanism. It uses the cache state lock mechanism and has only one lock-read bus traffic. This paper also derives the analytical model of WPV lock mechanism as well as conventional memory and cache queuing lock mechanisms. The simulation results on the WPV lock mechanism show that access time is reduced comparing with the memory and queuing lock mechanism as the number of processors increases.KeywordsProcessor UtilizationCache Coherence ProtocolExecution IntervalLock MechanismMemory Parallel ArchitectureThese keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.