Abstract
This paper presents systolic VLSI architectures for the discrete wavelet transform (DWT) and inverse discrete wavelet transform (IDWT) which operate on one-dimensional signals. Previously, a dependence graph (DG) of the DWT has been presented which enables systolic mapping techniques to be used to derive DWT architectures. We use this DG to systematically derive new DWT architectures. In addition, we present a DG for the IDWT and use it to systematically derive new IDWT architectures. The resulting DWT and IDWT architectures are scalable with filter length and number of octaves, modular, have high hardware utilization, and use fixed-coefficient multipliers. These properties make them well-suited for VLSI implementation.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
