Abstract

The increasing demands of miniaturization in the microelectronics industry has forced continual improvement in the materials that are used in the fabrication of semiconductor devices. Advances in photoresists for microlithographic applications have reduced the feature size to 0.25 µm and below, and this drive to eversmaller features, coupled with the introduction of copper, has placed increasing demands on the dielectric material. Materials with lower dielectric constants (depicted in dark gray in Figure 1) are therefore required to more efficiently insulate these submicron features, such as the copper interconnect lines used to connect the transistors and memory cells in these advanced multilevel devices (Figure 1). This allows the minimization of crosstalk, signal delays, and power consumption. While vapor-deposited silicon dioxide and other derivatives are currently being employed, they suffer from unacceptably high dielectric constants (ε > 3.6) and are unacceptable for future generations of microelectronic devices.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.