Abstract
We propose a new approach to substrate noise reduction in early design planning of mixed-signal system-on-chip (MS-SOC). As typical in floorplanning, we assume that no detailed layout information is known for analog and digital blocks. Based on the physics of substrate noise phenomena and extensive noise simulations we propose to represent noise coupling as coupling between large-area (digital) and small-area (analog) substrate noise ports. A separation-dependent noise model for a lightly-doped substrate (preferable for mixed-signal designs) is derived. Our floorplanner reduces the overall noise and the number of analog blocks exceeding their noise limit. Experimental results on examples created from MCNC floorplanning benchmarks are very encouraging.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
