Abstract
Narrower linewidths have been axiomatically desirable in semiconductor device geometries for over two decades, while rapid improvements in optical lithography were largely responsible for the tremendous growth rate in integrated circuits. Projecting the course of future development in lithography is perilous, however, because we are approaching serious limitations in both device design and optical lithography. This special issue of Optical Engineering is aimed at clarifying some technical factors that will affect the course of development, and it properly begins with an introduction to the subject by A. F. Tasch. Tasch carefully considers a growing awareness that registration at each edge on the etched substrate is the most important issue in nanometer lithography, and that major obstacles also exist in scaling down the size of metal oxide semiconductor (MOS) devices. A slow pace in finding solutions to device design limitations may retard the need for reducing linewidth and, in turn, profoundly affect the future course of nanometer lithography.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
