Abstract
In this paper, a discrete-time analysis of the third-order charge-pump based phase-locked loops (CPLLs) is presented in the presence of loop delay. The z-domain analysis of the closed-loop transfer function is derived and compared with the traditional s-domain method. The simulation results under SPECTRE show that, due to the sampling nature of CPLL, the traditional s-domain analysis is unable to predict its jitter peaking accurately, especially when the loop delay is taken into consideration. The impact of loop delay on the stability of the third-order CPLL system is further analyzed based on the proposed way. The stability limit of the wide bandwidth CPLL with loop delay is calculated. The circuit simulation results agree well with mathematical analysis.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
