Abstract
Ensuring a tight correlation between pre-silicon static timing analysis (STA) and post-silicon timing analysis is essential to a robust design flow. Researchers from Intel describe a novel methodology to validate path level STA on silicon using standard scan architecture and path delay tests that are generated by commercial EDA tools.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
