Abstract
With the rapid development of power system, the requirement of network clock synchronization accuracy is becoming higher and higher, in many cases, it needs to reach microsecond level. In order to meet the increasing demand, based on the analysis of the basic principle of PTP clock synchronization protocol, a physical layer clock synchronization system based on STM32 MCU and DP83640 chip is proposed. The system synchronization time error is less than 1 microsecond by using the timeacc-007 time precision measuring instrument. The scheme meets the requirements of accurate clock synchronization for all distributed nodes in the power system.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
