Abstract
Bit error rate (BER) characteristics of single electron transistor (SET) circuits have been evaluated using the Monte Carlo simulation. It has been confirmed from the simulation results that the reliability of the complementary-SET (CSET) inverter is dominated by the universal Eb/N0-BER characteristics, where Eb is the bit energy, N0 the noise power per unit frequency, and BER the bit error rate. In this paper it is determined from the Eb/N0-BER characteristics of the CSET circuit, that the CSET system based on the conventional circuit building method cannot be implemented for room temperature operations.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
