Abstract
Gate oxide breakdown has been studied in the circuit-like patterns, i.e. e-Fuse arrays and two-stage inverter circuit. It is observed that time-dependent dielectric breakdown (TDDB) lifetime of eFuse chip is larger compared to discrete devices. Gate oxide breakdown study using two-stage inverter circuit (1 <sup xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">st</sup> -stage I/O N/PMOS worked as current limiting transistors and 2 <sup xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">nd</sup> -stage core N/PMOS is stressed transistors) reveals that, even by applying a significant high voltage stress (≤ 3×Vdd) on stressed device, the stress device will suffer only soft breakdown not a hard breakdown and it is independent with the current drive capability of current limiting transistors. Soft breakdown results in very small voltage drop across the current limiting device (i.e. between source and drain terminals), which will have negligible impact on the circuit functionality. It suggests circuit functionality will be immune from gate oxide breakdown in normal circuit operating condition, i.e. V <sub xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">dd</sub> of ~1V, and designers will get extra reliability margin. Our HSPICE simulation results on ring oscillator (RO) also suggest the logic circuit functionality immunity with gate oxide breakdown.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.