Abstract

The number of usable gates in field programmable gate array (FPGA) logic has recently reached a level which allows their use as computational structures in digital signal processing (DSP) applications. This paper reports on the development of a scalable computing architecture based on Xilinx (CMOS) XC4010 FPGAs for real-time digital signal processing. The architecture requirements for efficient implementation of common DSP algorithms on FPGA platforms are considered. An analysis of the implementation and performance of a high-bandwidth finite impulse response (FIR) filter is presented. A second design using data requantization and spectral shaping to achieve higher order filters is also described. >

Full Text

Published Version
Open DOI Link

Topics from this Paper

  • Field Programmable Gate Array
  • Field Programmable Gate Array Platforms
  • Digital Signal Processing
  • Finite Impulse Response
  • Programmable Array Logic
    • + Show 5 more

Create a personalized feed of these topics

Get Started

Get access to 115M+ research papers

Discover from 40M+ Open access, 2M+ Pre-prints, 9.5M Topics and 32K+ Journals.

Sign Up Now! It's FREE

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Similar Papers

Design and FPGA implementation of sequential digital FIR filter using microprogrammed controller
  • Oct 1, 2012
Relevant
Not Relevant
Power Estimation of FIR Filter based on IP Modeling for DSP and Communication Applications
  • Oct 6, 2020
Relevant
Not Relevant
Performance analysis of Low energy and highspeed DA-RNS based FIR filter design for SDR Applications on FPGA
  • International Journal of Circuits, Systems and Signal Processing
  • Jul 22, 2021
Relevant
Not Relevant
Hardware Co-simulation of Reconfigurable FIR Filters on FPGA
  • Jan 1, 2018
Relevant
Not Relevant
Design and Implementation of 6-Tap FIR Filter Using MAC for Low Power Applications
  • International Journal for Research in Applied Science and Engineering Technology
  • Jun 30, 2022
Relevant
Not Relevant
Survey: Performance Analysis of FIR Filter Design Using Modified Truncation Multiplier with SQRT based Carry Select Adder
  • International Journal of Engineering & Technology
  • May 31, 2018
Relevant
Not Relevant
Design and Implementation of Communication Digital FIR Filter for Audio Signals on the FPGA Platform
  • Journal of Communications
  • Jan 1, 2023
Relevant
Not Relevant
FPGA implementation of scalable microprogrammed FIR filter architectures using Wallace tree and Vedic multipliers
  • Apr 1, 2015
Relevant
Not Relevant
FIR implementation on FPGA: Investigate the FIR order on SDA and PDA algorithms
  • 2015 Internet Technologies and Applications (ITA)
  • Nov 5, 2015
Relevant
Not Relevant
Design and implementation of FIR filter by reconfigurable FPGAs for the multiwavelength optical storage system
  • Apr 9, 2003
Relevant
Not Relevant
FPGA Acceleration of 3GPP Channel Model Emulator for 5G New Radio
  • IEEE Access
  • Jan 1, 2022
Relevant
Not Relevant
Design and verification of an ALU‐based universal FIR filter
  • COMPEL - The international journal for computation and mathematics in electrical and electronic engineering
  • Mar 9, 2010
Relevant
Not Relevant
Low Area and High Throughput Architectures of FIR Filter for Data Streaming DSP Applications
  • Aug 4, 2021
Relevant
Not Relevant
Design of Low Power Vedic Multiplier Based Reconfigurable Fir Filter for DSP Applications
  • International Journal of Advance Research and Innovation
  • Jan 1, 2019
Relevant
Not Relevant
An Efficient Modified Distributed Arithmetic Architecture Suitable for FIR Filter
  • Mar 25, 2021
Relevant
Not Relevant