Abstract
This paper presents a design of power divider with tunable positive and negative group delays. The positive group delay can be obtained between paths 2 and 1 whereas negative group delay (NGD) between paths 3 and 1. The NGD is controlled by varying bias voltage of parasitic compensated PIN diodes. For experimental verification, power divider was designed and fabricated at center frequency of 2.14 GHz. Measurement results had a good agreement with simulation results.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
