Abstract

Plasma-induced damage effects of oxides and oxynitrides are studied using metal-oxide-semiconductor (MOS) test capacitors in an O/sub 2/ plasma environment inside a capacitive-coupled parallel plate RF etcher. Damage to both covered and sidewall-exposed samples are compared. As expected, it was found that as the exposure time was increased, more damage to the oxide was observed. Furthermore, N/sub 2/O-samples showed better immunity to O/sub 2/-plasma damage than the thermally grown O/sub 2/ samples during O/sub 2/ plasma exposure. However, the edge-intensive sidewall-exposed structures showed surprisingly less damage than the fully covered structures after a fixed plasma exposure time. This reduced damage effect for the sidewall-exposed structures is believed to be due to an in situ annealing as the result of the photoelectron injection by low-energy UV light interacting with the substrate. The in situ annealing does not occur in the fully covered structure since the low-energy UV light is blocked by the thick polysilicon gate. The results indicate that plasma damage evaluation using fully covered capacitors alone cannot be used to predict the actual damage in CMOS integrated circuits where there are almost always exposed thin oxide structures.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.