Abstract

Good surface quality of plastic substrates is essential to reduce pixel defects during roll-to-roll fabrication of flexible display active matrix backplanes. Standard polyimide substrates have a high density of "bumps" from fillers and belt marks and other defects from dust and surface scratching. Some of these defects could be the source of shunts in dielectrics. The gate dielectric must prevent shorts between the source/drain and the gate in the transistors, resist shorts in the hold capacitor and stop shorts in the data/gate line crossovers in active matrix backplanes fabricated by self-aligned imprint lithography (SAIL) roll-to-roll processes. Otherwise data and gate lines will become shorted creating line or pixel defects. In this paper, we discuss the development of a proprietary UV curable planarization material that can be coated by roll-to-roll processes. This material was engineered to have low shrinkage, excellent adhesion to polyimide, high dry etch resistance, and great chemical and thermal stability. Results from PECVD deposition of an amorphous silicon stack on the planarized polyimide and compatibility with roll-to-roll processes to fabricate active matrix backplanes are also discussed. The effect of the planarization on defects in the stack, shunts in the dielectric and curvature of finished arrays will also be described.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.