Abstract
A fully differential sub-harmonic injection-locked phase-locked loop (PLL) that achieves improved levels of phase noise performance through the incorporation of injection locking and fully differential architecture is presented. Details concerning the design of each building block are given and the corresponding simulation results are presented. The system level architecture exploration is introduced together with the phase noise analysis. A physical implementation of the proposed design using a standard 0.5 µm SiGe BiCMOS process is also presented as a case study in order to prove the functionality as well as the overall performance. Phase noise improvement is 20 dB at 1 kHz when a sub-harmonic of the free-running oscillation frequency at 2.5 GHz with a −15 dBm power level is injected.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
