Abstract
This work investigates several gate oxides reliability-performance tradeoffs in the architecture design of a high speed BiCMOS process. Reliability concerns arise due to often conflicting requirements of MOS and bipolar devices. The many extra bipolar process steps that are added in order to realize both MOS and bipolar device types, thermal constraints, as well as many extra plasma process steps impact gate-oxide integrity (GOI).
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
