Abstract
The performance of asynchronous packet-switched hierarchical and multibus multiprocessor systems is analyzed. The performance is measured using both analytical and simulation models. The performance measured from the analytical model is found to be very close to the performance measured from the simulation model. The performance of a hierarchical bus system is found to be far better than that of an equivalent multiple-bus system for nonuniform memory reference systems. The results show that when multiple parallel buses or high-speed buses are used at the higher levels, a hierarchical bus system becomes as good as a multiple bus system (with the same number of buses) for general-purpose computations, although the cost of the hierarchical bus system is significantly lower than the cost of a multiple bus system. >
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
