Abstract

We have investigated Ge nanoclusters (Ge-NC) embedded in silicon dioxide, whose fundamental properties promise improved characteristics in NC flash memory devices as compared to Si nanoclusters. We present a simple new method, based on plasma-enhanced CVD (PE-CVD) deposition of amorphous Ge (a-Ge) onto SiO 2, to create gate stacks with embedded Ge-NC at vertically well-controlled positions suitable for use in flash memory devices. This process minimizes the exposure of Ge to environmental influences by depositing a-Ge as well as a SiO 2 cap layer in situ within the same deposition chamber. Subsequent high-temperature anneals compatible with the temperature budget of CMOS processing are used for the actual cluster formation. Variation of annealing temperature and duration of this step as well as the thickness of the initial Ge layer controls the average cluster radius and density, as determined by transmission electron microscopy (TEM). Measurements of electrical properties show the capability of samples with NC to store charge.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.