Abstract
This paper presents a high-level (behavioral) synthesis method that takes advantage of digit-serial arithmetic to minimize power consumption, transistor counts and delays. Genetic algorithms are used for simultaneous scheduling and assignment to obtain significant savings and improvements compared with parallel (32-bit) implementations and/or the best results reported in the literature.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
