Abstract

High resolution, large dynamic range wideband Analog to Digital Converter (ADC) remains a bottleneck to realize software and cognitive radio receivers. Time Interleaved Sigma-Delta (TIΣΔ) architecture is a potential candidate to increase the bandwidth of the ΣΔ like ADCs. However, very high digital filter complexity is required and it is very sensitive to channel mismatch which is unavoidable especially in advanced manufacturing process. This paper proposes a new digital signal processing based on Comb-filter cells and correction FIR filter. Comparing to existing solutions, the proposed solution reduces Drastically the digital filter complexity and thus the power consumption and the die area of the digital post-filtering at the backend of the TIΣΔ ADC. This solution was validated and synthesized in a 1.2V, 65nm CMOS process using VHDL language. The total die area is estimated to 0.115mm2. Moreover, this paper proposes a fully digital gain equalization and offset cancellation methods without any additional material resources. These methods achieve a high accuracy with a very short calibration time estimated to about 10 clock cycles.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.