Abstract
A novel technique for a gated silicon field emission cathode is proposed in order to decrease the spacing between the tip and the gate electrode of the device, which leads to low voltage operation. This technique is based on the filling characteristics of the sputtered Ti0.1W0.9 layer, which is used as the gate electrode in the shadowed area surrounding the tip with good step coverage. This process is completely compatible to conventional 1.2 μm complementary metal–oxide–semiconductor standard processes. The experimental results indicate that the diameter of the gate hole is greatly reduced to a subhalf-micron dimension (∼0.4 μm) even when starting with an initial mask size of 1.2 μm. The I–V characteristics of the cathodes show low turn-on voltages (∼25 V) in high vacuum (<3.0×10−7 Torr). The Fowler–Nordheim plots also show good linearity.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
More From: Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.