Abstract
A novel frequency hopping (FH) sequences generator based on advanced encryption standard (AES) iterated block cipher is proposed for FH communication systems. The analysis shows that the FH sequences based on AES algorithm have good performance in uniformity, correlation, complexity and security. A high-speed, low-power and low-cost ASIC of FH sequences generator is implemented by optimizing the structure of S-Box and MixColumns of AES algorithm, proposing a hierarchical power management strategy, and applying the dynamic clock gating technology based on finite state machine and clock gating. SMIC 0.18 μm standard CMOS technology shows that the scale of ASIC is only about 10.68 kgate, power consumption is 33.8 μW/MHz, and the maximum hop-rate is 1 098 901 hop/s. This design is suitable for portable FH communication system for its advantages in high-security and hop-rate, low-power and low-cost. The proposed FH sequences generator has been employed in Bluetooth SoC design.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
