Abstract
Multibit overlapped scanning is used to reduce the time to perform binary multiplication. The scanning and recording of the multiplier vector is done using combinational logic. Circuits for both parallel and serial input data are designed. An implementation using multi-microprocessors is proposed and simulated results are discussed. A possible application to digital filtering is suggested.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
