Abstract
In present day electronic industry, the device size is day by day shrinking and memory is an integral part of present day battery operated and hand held electronic gadgets. So with the reduction in device size, memory is also scaled down and this increases the demand for low power devices. The utmost requirement is long battery for the devices capable of performing complex functions. Most of the devices use SRAM for cache memory and require low leakage in standby mode. This paper presents 6T SRAM designed using two fingers which shows reduction in leakage power. The simulations and layout are done on Cadence tool using UMC 55nm technology. It is shown that leakage current and delay can be improved by this technique.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
