Abstract
In this paper, a low power current protection circuit implemented in LDOs is presented. The proposed circuit, designed in 0.35µm CMOS process, provides a precise limiting current as well as holding current with low dependency on both supply voltage and regulator output voltage. The experimental results showed the proposed circuit is operable in the regulator output voltage range V OUT = 1.2V to V OUT = 3.6V and supply voltage range V DD = V OUT + 0.5V to V DD = 5.6V . Since the proposed circuit is composed of few simple basic circuits such as comparator, Schmitt Trigger, it has a low current consumption which is less than ISS = 0.82µA at load current ILOAD = 200mA. This makes the circuit suitable for low power and low voltage LDO design.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
