Abstract
Negative bias temperature instability (NBTI) has been measured at various temperatures in high-k gate insulator MOSFETs with buried Si0.65Ge0.35 channels and with regular Si surface channels. Previous studies on both surface channel Si devices and Si1−xGex buried channel devices provide evidence for net positive charge trapping as a function of electrical stressing time albeit reduced for the case of Si1−xGex compared to the Si case. In our case, for buried Si0.65Ge0.35, the authors find initial negative charge trapping followed by positive charge trapping at longer times, typically >10−1 s. The effect is accentuated at higher temperatures and yields a turnaround in the measured threshold voltage shift as a function of stress time. Closer examination of NBTI in high-k gate, Si surface devices stressed at room temperature and 90 °C suggests both electron and hole trapping may be present there although the majority effect is hole trapping.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
More From: Journal of Vacuum Science & Technology B, Nanotechnology and Microelectronics: Materials, Processing, Measurement, and Phenomena
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.