Abstract
The paper describes implementation details and imperfections of the SPICE MOSFET models which, together with MOS circuit design techniques, can contribute to inaccurate simulation results and convergence failure. The impact of model parameters on MOS level 2 and 3 drain-source conductance and gate-drain transconductance is analysed, and discontinuities are revealed. A typical CMOS differential amplifier is used to relate design techniques to possible convergence failures. Solutions for convergence are described, based on model parameter/physical effect selection, options specification initialisation techniques and algorithmic choices. Design techniques and simulation difficulties are related to SPICE models to convey the right approach for modelling and simulating analogue MOS designs.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
