Abstract

This paper describes a transaction-level simulation model of a multicore, multithreaded architecture and the usage of an application model that generates synthetic single-or multi-threaded execution traces to drive the simulation. The transaction-level model is implemented in SystemC. The parameters for the application model are determined from an analysis of an actual application trace so that the synthetic trace has representative behavior. Results are presented from simulations that use the application model for three different multithreaded workload scenarios with varying degrees of data sharing among the threads within each processor core and across all processor cores. The results demonstrate the impact on performance for the different workloads as the number of cores and the number of threads per core are varied.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.